Back to Design Hierarchy Report


Entity - ppl_64_word_alignment

Summary

Name

Location

Description

ppl_64_word_alignment

ppl_64_word_alignment.vhd#33

Instantiations

Count: 1

Name

Location

Description

Details

inst_ppl_64_word_alignment

phy_plus_lane_64b.vhd#994

View Instantiation Details

Generics

Count: 0

Ports

Count: 18

Name

Mode

Type

Description

RST_N

in

std_logic

Global reset. Active low

CLK

in

std_logic

Clock generated by HSSL IP

DATA_RX_PLWA

out

std_logic_vector ( C_DATA_WIDTH - 1 downto 0 )

64-bit data to lane_ctrl_word_detect

VALID_K_CHARAC_PLWA

out

std_logic_vector ( C_K_CHAR_WIDTH - 1 downto 0 )

8-bit valid K character flags to lane_ctrl_word_detect

DATA_RDY_PLWA

out

std_logic

Data valid flag to lane_ctrl_word_detect

INVALID_CHAR_PLWA

out

std_logic_vector ( C_K_CHAR_WIDTH - 1 downto 0 )

Invalid character flags from PLWA

DISPARITY_ERR_PLWA

out

std_logic_vector ( C_K_CHAR_WIDTH - 1 downto 0 )

Disparity error flags from PLWA

RX_WORD_IS_ALIGNED_PLWA

out

std_logic

RX word is aligned from PLWA

COMMA_DET_PLWA

out

std_logic_vector ( C_K_CHAR_WIDTH - 1 downto 0 )

Flag indicates that a comma is detected on the word receive from PLWA

LOSS_OF_SIGNAL_PLWA

out

std_logic

Loss of signal flag from PLWA

DATA_RX_HSSL

in

std_logic_vector ( C_DATA_WIDTH - 1 downto 0 )

64-bit data from HSSL IP

VALID_K_CHARAC_HSSL

in

std_logic_vector ( C_K_CHAR_WIDTH - 1 downto 0 )

8-bit valid K character flags from HSSL IP

INVALID_CHAR_HSSL

in

std_logic_vector ( C_K_CHAR_WIDTH - 1 downto 0 )

Invalid character flags from HSSL IP

DISPARITY_ERR_HSSL

in

std_logic_vector ( C_K_CHAR_WIDTH - 1 downto 0 )

Disparity error flags from HSSL IP

RX_WORD_IS_ALIGNED_HSSL

in

std_logic

RX word is aligned from HSSL IP

RX_VALID_REALIGN_HSSL

in

std_logic

RX word is aligned from HSSL IP

COMMA_DET_HSSL

in

std_logic_vector ( C_K_CHAR_WIDTH - 1 downto 0 )

Flag indicates that a comma is detected on the word receive

LOSS_OF_SIGNAL_HSSL

in

std_logic

Loss of signal flag from HSSL IP


Back to Design Hierarchy Report