Back to Design Hierarchy Report
Entity - ppl_64_word_alignment
Summary
Name |
Location |
Description |
|---|---|---|
ppl_64_word_alignment |
Instantiations
Count: 1
Name |
Location |
Description |
Details |
|---|---|---|---|
inst_ppl_64_word_alignment |
Generics
Count: 0
Ports
Count: 18
Name |
Mode |
Type |
Description |
|---|---|---|---|
in |
std_logic |
Global reset. Active low |
|
in |
std_logic |
Clock generated by HSSL IP |
|
out |
std_logic_vector ( C_DATA_WIDTH - 1 downto 0 ) |
64-bit data to lane_ctrl_word_detect |
|
out |
std_logic_vector ( C_K_CHAR_WIDTH - 1 downto 0 ) |
8-bit valid K character flags to lane_ctrl_word_detect |
|
out |
std_logic |
Data valid flag to lane_ctrl_word_detect |
|
out |
std_logic_vector ( C_K_CHAR_WIDTH - 1 downto 0 ) |
Invalid character flags from PLWA |
|
out |
std_logic_vector ( C_K_CHAR_WIDTH - 1 downto 0 ) |
Disparity error flags from PLWA |
|
out |
std_logic |
RX word is aligned from PLWA |
|
out |
std_logic_vector ( C_K_CHAR_WIDTH - 1 downto 0 ) |
Flag indicates that a comma is detected on the word receive from PLWA |
|
out |
std_logic |
Loss of signal flag from PLWA |
|
in |
std_logic_vector ( C_DATA_WIDTH - 1 downto 0 ) |
64-bit data from HSSL IP |
|
in |
std_logic_vector ( C_K_CHAR_WIDTH - 1 downto 0 ) |
8-bit valid K character flags from HSSL IP |
|
in |
std_logic_vector ( C_K_CHAR_WIDTH - 1 downto 0 ) |
Invalid character flags from HSSL IP |
|
in |
std_logic_vector ( C_K_CHAR_WIDTH - 1 downto 0 ) |
Disparity error flags from HSSL IP |
|
in |
std_logic |
RX word is aligned from HSSL IP |
|
in |
std_logic |
RX word is aligned from HSSL IP |
|
in |
std_logic_vector ( C_K_CHAR_WIDTH - 1 downto 0 ) |
Flag indicates that a comma is detected on the word receive |
|
in |
std_logic |
Loss of signal flag from HSSL IP |