Back to Design Hierarchy Report


Entity - ppl_64_lane_init_fsm

Summary

Name

Location

Description

ppl_64_lane_init_fsm

ppl_64_lane_init_fsm.vhd#32

Instantiations

Count: 0

Generics

Count: 0

Ports

Count: 36

Name

Mode

Type

Description

RST_N

in

std_logic

Global reset signal, Active Low

CLK

in

std_logic

Clock generated by the GTY IP

LANE_RESET_DL

in

std_logic

Lane reset command from the Data-Link layer

NO_SIGNAL_PLCWD

in

std_logic

Indicates that no signal is received

RX_NEW_WORD_PLCWD

in

std_logic_vector ( 1 downto 0 )

Indicates a new word has been received

DETECTED_INIT1_PLCWD

in

std_logic_vector ( 1 downto 0 )

Indicates that an INIT1 control word has been received

DETECTED_INIT2_PLCWD

in

std_logic_vector ( 1 downto 0 )

Indicates that an INIT2 control word has been received

DETECTED_INIT3_PLCWD

in

std_logic_vector ( 1 downto 0 )

Indicates that an INIT3 control word has been received

DETECTED_INV_INIT1_PLCWD

in

std_logic_vector ( 1 downto 0 )

Indicates that an inverted INIT1 control word has been received

DETECTED_INV_INIT2_PLCWD

in

std_logic_vector ( 1 downto 0 )

Indicates that an inverted INIT2 control word has been received

DETECTED_RXERR_WORD_PLCWD

in

std_logic_vector ( 1 downto 0 )

Indicates that a RXERR control word has been detected

DETECTED_LOSS_SIGNAL_PLCWD

in

std_logic_vector ( 1 downto 0 )

Flag LOSS_SINGAL control word detected

DETECTED_STANDBY_PLCWD

in

std_logic_vector ( 1 downto 0 )

Flag STANDBY control word detected

COMMA_K287_RXED_PLCWD

in

std_logic_vector ( 1 downto 0 )

Flag Comma K28.7 has been received

SEND_RXERR_PLIF

out

std_logic_vector ( 1 downto 0 )

Flag send RXERR control word to Data-Link layer when FSM leave ACTIVE_ST

INVERT_RX_BITS_PLIF

out

std_logic

Flag to Invert rx bit received

NO_SIGNAL_DETECTION_ENABLED_PLIF

out

std_logic

Flag to enable the no signal function

STANDBY_SIGNAL_X32_PLCWI

in

std_logic

Flag STANDBY control word has been send x32

LOST_SIGNAL_X32_PLCWI

in

std_logic

Flag LOST_SIGNAL control word has been send x32

SEND_INIT1_CTRL_WORD_PLIF

out

std_logic

Flag to send INIT1 control word following by 64 pseudo-random data words

SEND_INIT2_CTRL_WORD_PLIF

out

std_logic

Flag to send control word following by 64 pseudo-random data words

SEND_INIT3_CTRL_WORD_PLIF

out

std_logic

Flag to send control word following by 64 pseudo-random data words

INIT3_X3_SENT_PLCWI

in

std_logic

Flag indicating at least 3 INIT 3 has been sent

ENABLE_TRANSM_DATA_PLIF

out

std_logic

Flag to enable to send data

SEND_32_STANDBY_CTRL_WORDS_PLIF

out

std_logic

Flag to send STANDBY control word x32

SEND_32_LOSS_SIGNAL_CTRL_WORDS_PLIF

out

std_logic

Flag to send LOSS_SIGNAL control word x32

LOST_CAUSE_PLIF

out

std_logic_vector ( 01 downto 00 )

Flag to indicate the reason of the LOST_SIGNAL

RECEIVER_DISABLED_PLIF

out

std_logic

Flag to enabled RX function of HSSL IP

CDR_PLIF

out

std_logic

Flag to enabled CDR_PLIF function of HSSL IP

TRANSMITTER_DISABLED_PLIF

out

std_logic

Flag to enabled TX fonction of HSSL IP

LANE_START_MIB

in

std_logic

Asserts or de-asserts LaneStart for the lane

AUTOSTART_MIB

in

std_logic

Asserts or de-asserts AutoStart for the lane

LANE_RESET_MIB

in

std_logic

Asserts or de-asserts LaneReset for the lane

LANE_STATE_PLIF

out

std_logic_vector ( 03 downto 00 )

Indicates the current state of the Lane Initialization state machine

RX_ERROR_CNT_PLIF

out

std_logic_vector ( 07 downto 00 )

Counter of error detected on the RX link

RX_ERROR_OVF_PLIF

out

std_logic

Overflow flag of the RX_ERROR_CNT_PLIF


Back to Design Hierarchy Report