Back to Design Hierarchy Report


Entity - mux_tx

Summary

Name

Location

Description

mux_tx

mux_tx.vhd#32

Instantiations

Count: 1

Name

Location

Description

Details

inst_mux_tx

spacefibre_light_top.vhd#750

View Instantiation Details

Generics

Count: 0

Ports

Count: 21

Name

Mode

Type

Description

RST_N

in

std_logic

Global reset

CLK

in

std_logic

Global clock

ENABLE_INJ

in

std_logic

Enable injector command

DATA_TX_INJ

in

std_logic_vector ( 31 downto 00 )

Data parallel to be send from injector

CAPABILITY_TX_INJ

in

std_logic_vector ( 07 downto 00 )

Capability send on TX link in INIT3 control word from injector

NEW_DATA_TX_INJ

in

std_logic

Flag to write data in FIFO TX from injetor

VALID_K_CHARAC_TX_INJ

in

std_logic_vector ( 03 downto 00 )

K charachter valid in the 32-bit DATA_TX_INJ vector

FIFO_TX_FULL_INJ

out

std_logic

Fifo TX full flag to Injector

LANE_RESET_INJ

in

std_logic

Lane Reset command from Injector

DATA_TX_DL

in

std_logic_vector ( 31 downto 00 )

Data parallel to be send from Data-Link Layer

CAPABILITY_TX_DL

in

std_logic_vector ( 07 downto 00 )

Capability send on TX link in INIT3 control word

NEW_DATA_TX_DL

in

std_logic

Flag to write data in FIFO TX

VALID_K_CHARAC_TX_DL

in

std_logic_vector ( 03 downto 00 )

K charachter valid in the 32-bit DATA_TX_DL vector

FIFO_TX_FULL_DL

out

std_logic

Fifo TX full flag to dl

LANE_RESET_DL

in

std_logic

Lane Reset command from dl

DATA_TX_MUX

out

std_logic_vector ( 31 downto 00 )

Data parallel

CAPABILITY_TX_MUX

out

std_logic_vector ( 07 downto 00 )

Capability send on TX link in INIT3 control word

NEW_DATA_TX_MUX

out

std_logic

Flag to write data in FIFO TX

VALID_K_CHARAC_TX_MUX

out

std_logic_vector ( 03 downto 00 )

K charachter valid in the 32-bit DATA_TX_MUX vector

FIFO_TX_FULL_PPL

in

std_logic

Fifo TX full flag from ppl

LANE_RESET_MUX

out

std_logic

Lane Reset command to ppl


Back to Design Hierarchy Report