Back to Design Hierarchy Report
Entity - mux_tx
Summary
Name |
Location |
Description |
---|---|---|
mux_tx |
Instantiations
Count: 1
Name |
Location |
Description |
Details |
---|---|---|---|
inst_mux_tx |
Generics
Count: 0
Ports
Count: 21
Name |
Mode |
Type |
Description |
---|---|---|---|
in |
std_logic |
Global reset |
|
in |
std_logic |
Global clock |
|
in |
std_logic |
Enable injector command |
|
in |
std_logic_vector ( 31 downto 00 ) |
Data parallel to be send from injector |
|
in |
std_logic_vector ( 07 downto 00 ) |
Capability send on TX link in INIT3 control word from injector |
|
in |
std_logic |
Flag to write data in FIFO TX from injetor |
|
in |
std_logic_vector ( 03 downto 00 ) |
K charachter valid in the 32-bit DATA_TX_INJ vector |
|
out |
std_logic |
Fifo TX full flag to Injector |
|
in |
std_logic |
Lane Reset command from Injector |
|
in |
std_logic_vector ( 31 downto 00 ) |
Data parallel to be send from Data-Link Layer |
|
in |
std_logic_vector ( 07 downto 00 ) |
Capability send on TX link in INIT3 control word |
|
in |
std_logic |
Flag to write data in FIFO TX |
|
in |
std_logic_vector ( 03 downto 00 ) |
K charachter valid in the 32-bit DATA_TX_DL vector |
|
out |
std_logic |
Fifo TX full flag to dl |
|
in |
std_logic |
Lane Reset command from dl |
|
out |
std_logic_vector ( 31 downto 00 ) |
Data parallel |
|
out |
std_logic_vector ( 07 downto 00 ) |
Capability send on TX link in INIT3 control word |
|
out |
std_logic |
Flag to write data in FIFO TX |
|
out |
std_logic_vector ( 03 downto 00 ) |
K charachter valid in the 32-bit DATA_TX_MUX vector |
|
in |
std_logic |
Fifo TX full flag from ppl |
|
out |
std_logic |
Lane Reset command to ppl |