Back to Design Hierarchy Report


Entity - data_out_bc_buf

Summary

Name

Location

Description

data_out_bc_buf

data_out_bc_buf.vhd#32

Instantiations

Count: 1

Name

Location

Description

Details

inst_data_out_bc_buf

data_link.vhd#1020

View Instantiation Details

Generics

Count: 0

Ports

Count: 16

Name

Mode

Type

Description

RST_N

in

std_logic

Global reset (Active-low)

CLK

in

std_logic

Global Clock

LINK_RESET_DLRE

in

std_logic

Link Reset command

S_AXIS_ARSTN_NW

in

std_logic

Active-low asynchronous reset for the AXI-Stream interface

S_AXIS_ACLK_NW

in

std_logic

Clock signal for the AXI-Stream interface

S_AXIS_TREADY_DL

out

std_logic

Indicates that TDATA, TUSER, and TLAST are valid

S_AXIS_TDATA_NW

in

std_logic_vector ( C_DATA_LENGTH - 1 downto 0 )

AXI-Stream data bus

S_AXIS_TUSER_NW

in

std_logic_vector ( C_BYTE_BY_WORD_LENGTH - 1 downto 0 )

Indicates the end of a data packet

S_AXIS_TLAST_NW

in

std_logic

Receiver ready signal (slave is ready to accept data)

S_AXIS_TVALID_NW

in

std_logic

AXI-Stream user-defined sideband signal

VC_READY_DOBUF

out

std_logic

Virtual Channel ready flag

DATA_DOBUF

out

std_logic_vector ( C_DATA_LENGTH - 1 downto 0 )

Data parallel to data_mac

VALID_K_CHARAC_DOBUF

out

std_logic_vector ( C_BYTE_BY_WORD_LENGTH - 1 downto 0 )

K character valid in the 32-bit DATA_DOBUF vector

DATA_VALID_DOBUF

out

std_logic

Data valid flag associated with DATA_DOBUF

END_PACKET_DOBUF

out

std_logic

End packet flag

VC_RD_EN_DMAC

in

std_logic

Read command from data_mac


Back to Design Hierarchy Report