spacefibrelight

  • Summary Report
  • Design Hierarchy
    • Summary
    • Dependencies
    • VHDL Entities
    • VHDL Packages
  • Clock Domains
    • Clock Domains
    • Clock Management Module (CMM)
  • Reset Domains
    • Global Reset Domains
    • Local Reset Domains
    • Reset Management Module (RMM)
  • Clock Domain Crossings (CDC)
  • Reset Domain Crossings (RDC)
  • Finite State Machines (FSM)
  • Combinational Loops
  • Latches
spacefibrelight

  • Instantiation - inst_data_link_reset
  • View page source

Instantiation - inst_data_link_reset

Summary

Name

Architecture

Description

inst_data_link_reset

rtl

Generics

Count: 1

Name

Value

Is equal to default value?

Is set?

Description

G_VC_NUM

8

✔

✔

Number of virtual channels


spacefibrelight

Generated September 24, 2026 at 11:16:52 by Linty