Back to Design Hierarchy Report

Entity - data_in_bc_buf

Summary

Name	Location	Description
data_in_bc_buf	data_in_bc_buf.vhd#32

Instantiations

Count: 1

Name	Location	Description	Details
inst_data_in_bc_buf	data_link.vhd#750

Generics

Count: 0

Ports

Count: 12

Name	Mode	Type	Description
RST_N	in	std_logic	Global reset (Active-low)
CLK	in	std_logic	Global Clock
LINK_RESET_DLRE	in	std_logic	Link Reset command
M_AXIS_ARSTN_NW	in	std_logic	Active-low asynchronous reset for the AXI-Stream interface
M_AXIS_ACLK_NW	in	std_logic	Clock signal for the AXI-Stream interface
M_AXIS_TVALID_DIBUF	out	std_logic	Indicates that TDATA, TUSER, and TLAST are valid
M_AXIS_TDATA_DIBUF	out	std_logic_vector ( C_DATA_LENGTH - 1 downto 0 )	AXI-Stream data bus
M_AXIS_TLAST_DIBUF	out	std_logic	Indicates the end of a data packet
M_AXIS_TREADY_NW	in	std_logic	Receiver ready signal (slave is ready to accept data)
M_AXIS_TUSER_DIBUF	out	std_logic_vector ( C_BYTE_BY_WORD_LENGTH - 1 downto 0 )	AXI-Stream user-defined sideband signal
DATA_DDESBC	in	std_logic_vector ( C_DATA_K_WIDTH - 1 downto 0 )	Data parallel (K character + DATA) from data_desencapsulation_bc
DATA_EN_DDESBC	in	std_logic	Data valid flag associated with DDESBC

Back to Design Hierarchy Report