Back to Design Hierarchy Report

Entity - data_encapsulation

Summary

Name	Location	Description
data_encapsulation	data_encapsulation.vhd#32

Instantiations

Count: 1

Name	Location	Description	Details
inst_data_encapsulation	data_link.vhd#1109

Generics

Count: 1

Name	Type	Default value	Description
G_VC_NUM	integer	8	Number of virtual channel

Ports

Count: 22

Name	Mode	Type	Description
CLK	in	std_logic	Global Clock
LINK_RESET_DLRE	in	std_logic	Link Reset command
LANE_ACTIVE_PPL	in	std_logic	Lane Active flag for the DATA Link Layer
DATA_DMAC	in	std_logic_vector ( C_DATA_LENGTH - 1 downto 0 )	Data parallel from data_mac
VALID_K_CHAR_DMAC	in	std_logic_vector ( C_BYTE_BY_WORD_LENGTH - 1 downto 0 )	K charachter valid in the 32-bit DATA_DMAC vector
NEW_WORD_DMAC	in	std_logic	New word flag from data_mac
END_PACKET_DMAC	in	std_logic	End frame/control word from data_mac
TYPE_FRAME_DMAC	in	std_logic_vector ( C_TYPE_FRAME_LENGTH - 1 downto 0 )	Type of the frame associated with DATA_DMAC
VIRTUAL_CHANNEL_DMAC	in	std_logic_vector ( G_VC_NUM - 1 downto 0 )	Virtual channel of the frame associated with DATA_DMAC
BC_TYPE_DMAC	in	std_logic_vector ( G_VC_NUM - 1 downto 0 )	BROADCAST Type
BC_CHANNEL_DMAC	in	std_logic_vector ( G_VC_NUM - 1 downto 0 )	BROADCAST Channel (one channel in this implementation)
BC_STATUS_DMAC	in	std_logic_vector ( 2 - 1 downto 0 )	BOADCAST status
MULT_CHANNEL_DMAC	in	std_logic_vector ( G_VC_NUM - 1 downto 0 )	Multiplier and Channel field for FCT word
SEQ_NUM_ACK_DMAC	in	std_logic_vector ( 7 downto 0 )	SEQ_NUM ACK value
TRANS_POL_FLG_DMAC	in	std_logic	Transmission polarity flag
NEW_WORD_DENC	out	std_logic	New word flag to data_seq_compute
DATA_DENC	out	std_logic_vector ( C_DATA_LENGTH - 1 downto 0 )	Data parallel to data_seq_compute
VALID_K_CHARAC_DENC	out	std_logic_vector ( C_BYTE_BY_WORD_LENGTH - 1 downto 0 )	K charachter valid in the 32-bit DATA_DENC vector
TYPE_FRAME_DENC	out	std_logic_vector ( C_TYPE_FRAME_LENGTH - 1 downto 0 )	Type of the frame associated with DATA_DENC
END_FRAME_DENC	out	std_logic	End frame/control word associated with DATA_DENC
SEQ_NUM_ACK_DENC	out	std_logic_vector ( 7 downto 0 )	SEQ_NUM ACK value
TRANS_POL_FLG_DENC	out	std_logic	Transmission polarity flag

Back to Design Hierarchy Report