Back to Clock Domains Report


Clock Domain Details

Summary

Name: Origin

Graph

Rising

Falling

Number of flip-flops
using this clock domain

Number of instances
using this clock domain

CLK
  - CLK: spacefibre_light_top.vhd#45 (Port)

Open Clock Hierarchy Graph

707/1245 (56.79%)

38/103

Instances using this clock domain

Count: 55

Instance

Rising

Falling

TOP (spacefibre_light_top) > inst_data_link (data_link) > inst_data_link_reset (data_link_reset)

TOP (spacefibre_light_top) > inst_data_link (data_link) > inst_data_out_bc_buf (data_out_bc_buf)

TOP (spacefibre_light_top) > inst_data_link (data_link) > inst_data_out_bc_buf (data_out_bc_buf) > ints_fifo_dc_axis_s (FIFO_DC_AXIS_S) > fifo_dc_inst (FIFO_DC)

TOP (spacefibre_light_top) > inst_data_link (data_link) > gen_data_out_buff(0).inst_data_out_buff (data_out_buff)

TOP (spacefibre_light_top) > inst_data_link (data_link) > gen_data_out_buff(0).inst_data_out_buff (data_out_buff) > ints_fifo_dc_axis_s (FIFO_DC_AXIS_S) > fifo_dc_inst (FIFO_DC)

TOP (spacefibre_light_top) > inst_data_link (data_link) > gen_data_out_buff(1).inst_data_out_buff (data_out_buff)

TOP (spacefibre_light_top) > inst_data_link (data_link) > gen_data_out_buff(1).inst_data_out_buff (data_out_buff) > ints_fifo_dc_axis_s (FIFO_DC_AXIS_S) > fifo_dc_inst (FIFO_DC)

TOP (spacefibre_light_top) > inst_data_link (data_link) > gen_data_out_buff(2).inst_data_out_buff (data_out_buff)

TOP (spacefibre_light_top) > inst_data_link (data_link) > gen_data_out_buff(2).inst_data_out_buff (data_out_buff) > ints_fifo_dc_axis_s (FIFO_DC_AXIS_S) > fifo_dc_inst (FIFO_DC)

TOP (spacefibre_light_top) > inst_data_link (data_link) > gen_data_out_buff(3).inst_data_out_buff (data_out_buff)

TOP (spacefibre_light_top) > inst_data_link (data_link) > gen_data_out_buff(3).inst_data_out_buff (data_out_buff) > ints_fifo_dc_axis_s (FIFO_DC_AXIS_S) > fifo_dc_inst (FIFO_DC)

TOP (spacefibre_light_top) > inst_data_link (data_link) > gen_data_out_buff(4).inst_data_out_buff (data_out_buff)

TOP (spacefibre_light_top) > inst_data_link (data_link) > gen_data_out_buff(4).inst_data_out_buff (data_out_buff) > ints_fifo_dc_axis_s (FIFO_DC_AXIS_S) > fifo_dc_inst (FIFO_DC)

TOP (spacefibre_light_top) > inst_data_link (data_link) > gen_data_out_buff(5).inst_data_out_buff (data_out_buff)

TOP (spacefibre_light_top) > inst_data_link (data_link) > gen_data_out_buff(5).inst_data_out_buff (data_out_buff) > ints_fifo_dc_axis_s (FIFO_DC_AXIS_S) > fifo_dc_inst (FIFO_DC)

TOP (spacefibre_light_top) > inst_data_link (data_link) > gen_data_out_buff(6).inst_data_out_buff (data_out_buff)

TOP (spacefibre_light_top) > inst_data_link (data_link) > gen_data_out_buff(6).inst_data_out_buff (data_out_buff) > ints_fifo_dc_axis_s (FIFO_DC_AXIS_S) > fifo_dc_inst (FIFO_DC)

TOP (spacefibre_light_top) > inst_data_link (data_link) > gen_data_out_buff(7).inst_data_out_buff (data_out_buff)

TOP (spacefibre_light_top) > inst_data_link (data_link) > gen_data_out_buff(7).inst_data_out_buff (data_out_buff) > ints_fifo_dc_axis_s (FIFO_DC_AXIS_S) > fifo_dc_inst (FIFO_DC)

TOP (spacefibre_light_top) > inst_data_link (data_link) > inst_data_mac (data_mac)

TOP (spacefibre_light_top) > inst_data_link (data_link) > inst_data_encapsulation (data_encapsulation)

TOP (spacefibre_light_top) > inst_data_link (data_link) > inst_data_seq_compute (data_seq_compute)

TOP (spacefibre_light_top) > inst_data_link (data_link) > inst_data_crc_compute (data_crc_compute)

TOP (spacefibre_light_top) > inst_data_link (data_link) > inst_data_in_bc_buf (data_in_bc_buf)

TOP (spacefibre_light_top) > inst_data_link (data_link) > inst_data_in_bc_buf (data_in_bc_buf) > ints_fifo_dc_axis_m (FIFO_DC_AXIS_M) > fifo_dc_inst (FIFO_DC)

TOP (spacefibre_light_top) > inst_data_link (data_link) > inst_data_desencapsulation_bc (data_desencapsulation_bc)

TOP (spacefibre_light_top) > inst_data_link (data_link) > inst_mid_buf_bc (FIFO_DC_DROP_BAD_FRAME)

TOP (spacefibre_light_top) > inst_data_link (data_link) > gen_data_in_buff(0).inst_data_in_buf (data_in_buf)

TOP (spacefibre_light_top) > inst_data_link (data_link) > gen_data_in_buff(0).inst_data_in_buf (data_in_buf) > ints_fifo_dc_axis_m (FIFO_DC_AXIS_M) > fifo_dc_inst (FIFO_DC)

TOP (spacefibre_light_top) > inst_data_link (data_link) > gen_data_in_buff(1).inst_data_in_buf (data_in_buf)

TOP (spacefibre_light_top) > inst_data_link (data_link) > gen_data_in_buff(1).inst_data_in_buf (data_in_buf) > ints_fifo_dc_axis_m (FIFO_DC_AXIS_M) > fifo_dc_inst (FIFO_DC)

TOP (spacefibre_light_top) > inst_data_link (data_link) > gen_data_in_buff(2).inst_data_in_buf (data_in_buf)

TOP (spacefibre_light_top) > inst_data_link (data_link) > gen_data_in_buff(2).inst_data_in_buf (data_in_buf) > ints_fifo_dc_axis_m (FIFO_DC_AXIS_M) > fifo_dc_inst (FIFO_DC)

TOP (spacefibre_light_top) > inst_data_link (data_link) > gen_data_in_buff(3).inst_data_in_buf (data_in_buf)

TOP (spacefibre_light_top) > inst_data_link (data_link) > gen_data_in_buff(3).inst_data_in_buf (data_in_buf) > ints_fifo_dc_axis_m (FIFO_DC_AXIS_M) > fifo_dc_inst (FIFO_DC)

TOP (spacefibre_light_top) > inst_data_link (data_link) > gen_data_in_buff(4).inst_data_in_buf (data_in_buf)

TOP (spacefibre_light_top) > inst_data_link (data_link) > gen_data_in_buff(4).inst_data_in_buf (data_in_buf) > ints_fifo_dc_axis_m (FIFO_DC_AXIS_M) > fifo_dc_inst (FIFO_DC)

TOP (spacefibre_light_top) > inst_data_link (data_link) > gen_data_in_buff(5).inst_data_in_buf (data_in_buf)

TOP (spacefibre_light_top) > inst_data_link (data_link) > gen_data_in_buff(5).inst_data_in_buf (data_in_buf) > ints_fifo_dc_axis_m (FIFO_DC_AXIS_M) > fifo_dc_inst (FIFO_DC)

TOP (spacefibre_light_top) > inst_data_link (data_link) > gen_data_in_buff(6).inst_data_in_buf (data_in_buf)

TOP (spacefibre_light_top) > inst_data_link (data_link) > gen_data_in_buff(6).inst_data_in_buf (data_in_buf) > ints_fifo_dc_axis_m (FIFO_DC_AXIS_M) > fifo_dc_inst (FIFO_DC)

TOP (spacefibre_light_top) > inst_data_link (data_link) > gen_data_in_buff(7).inst_data_in_buf (data_in_buf)

TOP (spacefibre_light_top) > inst_data_link (data_link) > gen_data_in_buff(7).inst_data_in_buf (data_in_buf) > ints_fifo_dc_axis_m (FIFO_DC_AXIS_M) > fifo_dc_inst (FIFO_DC)

TOP (spacefibre_light_top) > inst_data_link (data_link) > inst_data_desencapsulation (data_desencapsulation)

TOP (spacefibre_light_top) > inst_data_link (data_link) > inst_mid_buf (FIFO_DC_DROP_BAD_FRAME)

TOP (spacefibre_light_top) > inst_data_link (data_link) > inst_data_seq_check (data_seq_check)

TOP (spacefibre_light_top) > inst_data_link (data_link) > inst_data_crc_check (data_crc_check)

TOP (spacefibre_light_top) > inst_data_link (data_link) > inst_data_word_id_fsm (data_word_id_fsm)

TOP (spacefibre_light_top) > inst_data_link (data_link) > inst_data_err_management (data_err_management)

TOP (spacefibre_light_top) > inst_mux_tx (mux_tx)

TOP (spacefibre_light_top) > inst_demux_rx (demux_rx)

TOP (spacefibre_light_top) > inst_phy_plus_lane (phy_plus_lane) > inst_fifo_in_ctrl (FIFO_DC)

TOP (spacefibre_light_top) > inst_phy_plus_lane (phy_plus_lane) > inst_fifo_tx_data (FIFO_DC)

TOP (spacefibre_light_top) > inst_phy_plus_lane (phy_plus_lane) > inst_fifo_rx_data (FIFO_DC)

TOP (spacefibre_light_top) > inst_phy_plus_lane (phy_plus_lane) > inst_fifo_out_ctrl (FIFO_DC)

Flip-flops using this clock domain

Count: 707

Rising-edge usage

Count: 707

fifo_dc.vhd#199

fifo_dc.vhd#222

fifo_dc.vhd#240

fifo_dc.vhd#256

fifo_dc.vhd#300

fifo_dc.vhd#321

fifo_dc.vhd#344

fifo_dc.vhd#362

fifo_dc.vhd#378

fifo_dc.vhd#419

fifo_dc.vhd#440

fifo_dc_drop_bad_frame.vhd#202

fifo_dc_drop_bad_frame.vhd#254

fifo_dc_drop_bad_frame.vhd#271

fifo_dc_drop_bad_frame.vhd#288

fifo_dc_drop_bad_frame.vhd#329

fifo_dc_drop_bad_frame.vhd#349

fifo_dc_drop_bad_frame.vhd#371

fifo_dc_drop_bad_frame.vhd#388

fifo_dc_drop_bad_frame.vhd#403

fifo_dc_drop_bad_frame.vhd#461

demux_rx.vhd#59

mux_tx.vhd#75

data_crc_check.vhd#109

data_crc_check.vhd#156

data_crc_check.vhd#199

data_crc_compute.vhd#127

data_crc_compute.vhd#183

data_crc_compute.vhd#91

data_desencapsulation.vhd#67

data_desencapsulation_bc.vhd#63

data_encapsulation.vhd#92

data_err_management.vhd#107

data_err_management.vhd#166

data_err_management.vhd#206

data_err_management.vhd#269

data_err_management.vhd#285

data_in_bc_buf.vhd#170

data_in_buf.vhd#206

data_in_buf.vhd#225

data_in_buf.vhd#298

data_in_buf.vhd#345

data_link_reset.vhd#92

data_mac.vhd#132

data_mac.vhd#326

data_out_bc_buf.vhd#172

data_out_bc_buf.vhd#184

data_out_bc_buf.vhd#208

data_out_bc_buf.vhd#226

data_out_buf.vhd#225

data_out_buf.vhd#252

data_out_buf.vhd#388

data_out_buf.vhd#404

data_out_buf.vhd#420

data_out_buf.vhd#458

data_out_buf.vhd#481

data_out_buf.vhd#499

data_out_buf.vhd#537

data_out_buf.vhd#560

data_out_buf.vhd#588

data_seq_check.vhd#125

data_seq_compute.vhd#74

data_word_id_fsm.vhd#134

data_word_id_fsm.vhd#220

data_word_id_fsm.vhd#273

data_word_id_fsm.vhd#413

Falling-edge usage

Count: 0


Note that there could be fewer source code locations than the number of flip-flops because several flip-flops can be inferred from the same piece of code.


Back to Clock Domains Report