[Back to Design Hierarchy Report](../design_hierarchy.md#vhdl-packages)
# Package - pkg_phy_plus_lane
## Summary
| Name | Location | Description |
| --- | --- | --- |
|pkg_phy_plus_lane|pkg_phy_plus_lane.vhd#34||
## Constants
Count: 34
| Name | Type | Default value | Description |
| --- | --- | --- | --- |
|C_K28_5_SYMB|std_logic_vector ( 07 downto 00 )|x"BC"|K28.5|
|C_K28_7_SYMB|std_logic_vector ( 07 downto 00 )|x"FC"|K28.7|
|C_LOST_SIG_SYMB|std_logic_vector ( 07 downto 00 )|x"64"|D04.3|
|C_INIT1_SYMB|std_logic_vector ( 07 downto 00 )|x"46"|D06.2|
|C_I_INIT1_SYMB|std_logic_vector ( 07 downto 00 )|x"B9"|D25.5|
|C_INIT2_SYMB|std_logic_vector ( 07 downto 00 )|x"A6"|D06.5|
|C_I_INIT2_SYMB|std_logic_vector ( 07 downto 00 )|x"59"|D25.2|
|C_INIT3_SYMB|std_logic_vector ( 07 downto 00 )|x"38"|D24.1|
|C_LLCW_SYMB|std_logic_vector ( 07 downto 00 )|x"CE"|D14.6|
|C_I_LLCW_SYMB|std_logic_vector ( 07 downto 00 )|x"31"|D17.1|
|C_STANDBY_SYMB|std_logic_vector ( 07 downto 00 )|x"7E"|D30.3|
|C_SKIP_SYMB|std_logic_vector ( 07 downto 00 )|x"7F"|D31.3|
|C_IDLE_SYMB|std_logic_vector ( 07 downto 00 )|x"CF"|D15.6|
|C_RXERR_SYMB|std_logic_vector ( 07 downto 00 )|x"00"|K00.0 et D00.0|
|C_SKIP_WORD|std_logic_vector ( 31 downto 00 )|C_SKIP_SYMB & C_SKIP_SYMB & C_LLCW_SYMB & C_K28_7_SYMB||
|C_IDLE_WORD|std_logic_vector ( 31 downto 00 )|C_IDLE_SYMB & C_IDLE_SYMB & C_LLCW_SYMB & C_K28_7_SYMB||
|C_INIT1_WORD|std_logic_vector ( 31 downto 00 )|C_INIT1_SYMB & C_INIT1_SYMB & C_LLCW_SYMB & C_K28_5_SYMB||
|C_INIT2_WORD|std_logic_vector ( 31 downto 00 )|C_INIT2_SYMB & C_INIT2_SYMB & C_LLCW_SYMB & C_K28_5_SYMB||
|C_INIT3_WORD|std_logic_vector ( 23 downto 00 )|C_INIT3_SYMB & C_LLCW_SYMB & C_K28_5_SYMB||
|C_I_INIT1_WORD|std_logic_vector ( 31 downto 00 )|C_I_INIT1_SYMB & C_I_INIT1_SYMB & C_I_LLCW_SYMB & C_K28_5_SYMB||
|C_I_INIT2_WORD|std_logic_vector ( 31 downto 00 )|C_I_INIT2_SYMB & C_I_INIT2_SYMB & C_I_LLCW_SYMB & C_K28_5_SYMB||
|C_STANDBY_WORD|std_logic_vector ( 23 downto 00 )|C_STANDBY_SYMB & C_LLCW_SYMB & C_K28_7_SYMB||
|C_LOST_SIG_WORD|std_logic_vector ( 23 downto 00 )|C_LOST_SIG_SYMB & C_LLCW_SYMB & C_K28_7_SYMB||
|C_RXERR_WORD|std_logic_vector ( 31 downto 00 )|C_RXERR_SYMB & C_RXERR_SYMB & C_RXERR_SYMB & C_RXERR_SYMB||
|C_PRBS_COUNTER_64|unsigned ( 31 downto 00 )|x"0000003F"||
|C_X32_SIGNAL|unsigned ( 04 downto 00 )|"11111"||
|C_5000_WORDS|unsigned ( 12 downto 00 )|"1" & x"387"||
|C_SYMB_X5|unsigned ( 02 downto 00 )|"100"||
|C_DWIDTH|integer|36||
|C_AWIDTH|integer|10||
|C_DWIDTH_CTRL_TX|integer|9||
|C_AWIDTH_CTRL_TX|integer|3||
|C_DWIDTH_CTRL_RX|integer|9||
|C_AWIDTH_CTRL_RX|integer|3||
## Types
Count: 0
## Subtypes
Count: 0
## Functions
Count: 0
## Procedures
Count: 0
## Global Signals
Count: 0
## Global Variables
Count: 0
## Component Definitions
Count: 0
[Back to Design Hierarchy Report](../design_hierarchy.md#vhdl-packages)