[Back to Design Hierarchy Report](../design_hierarchy.md#vhdl-entities)
# Entity - data_crc_check
## Summary
| Name | Location | Description |
| --- | --- | --- |
|data_crc_check|data_crc_check.vhd#32||
## Instantiations
Count: 1
| Name | Location | Description | Details |
| --- | --- | --- | :---: |
| inst_data_crc_check | data_link.vhd#918 | | [
](module_7/instantiation_1.md) |
## Generics
Count: 0
## Ports
Count: 30
| Name | Mode | Type | Description |
| --- | --- | --- | --- |
|CLK|in|std_logic|Global clock|
|LINK_RESET_DLRE|in|std_logic|Link Reset command|
|DATA_DWI|in|std_logic_vector ( C_DATA_LENGTH - 1 downto 0 )|Data parallel from data_word_id_fsm|
|VALID_K_CHARAC_DWI|in|std_logic_vector ( C_BYTE_BY_WORD_LENGTH - 1 downto 0 )|K character valid in the 32-bit DATA_DWI vector|
|NEW_WORD_DWI|in|std_logic|New word Flag from data_word_id_fsm|
|END_FRAME_DWI|in|std_logic|End frame/control word from data_word_id_fsm|
|SEQ_NUM_DWI|in|std_logic_vector ( 7 downto 0 )|SEQ_NUM from data_word_id_fsm|
|CRC_16B_DWI|in|std_logic_vector ( 15 downto 0 )|16-bit CRC (data frame) from data_word_id_fsm|
|CRC_8B_DWI|in|std_logic_vector ( 7 downto 0 )|8-bit CRC from data_word_id_fsm|
|TYPE_FRAME_DWI|in|std_logic_vector ( C_TYPE_FRAME_LENGTH - 1 downto 0 )|Current frame/control word type from data_word_id_fsm|
|FRAME_ERR_DWI|in|std_logic|Frame error flag from data_word_id_fsm|
|MULTIPLIER_DWI|in|std_logic_vector ( C_MULT_SIZE - 1 downto 0 )|Multiplier value of the current FCT word|
|VC_DWI|in|std_logic_vector ( C_CHANNEL_SIZE - 1 downto 0 )|Virtual Channel of the current FCT word|
|RXERR_DWI|in|std_logic|RXERR flag detection|
|RXERR_ALL_DWI|in|std_logic|RXERR flag detection during broadcast and data frame status|
|RXNOTHING_ACTIVE_DWI|in|std_logic|RXNOTHING state of the data_word_id_fsm flag|
|NEW_WORD_DCCHECK|out|std_logic|New word flag associated with DATA_DCCHECK|
|DATA_DCCHECK|out|std_logic_vector ( C_DATA_LENGTH - 1 downto 0 )|Data parallel to data_seq_check|
|VALID_K_CHARAC_DCCHECK|out|std_logic_vector ( C_BYTE_BY_WORD_LENGTH - 1 downto 0 )|K character valid in the 32-bit DATA_DCCHECK vector|
|END_FRAME_DCCHECK|out|std_logic|End frame/control word flag|
|TYPE_FRAME_DCCHECK|out|std_logic_vector ( C_TYPE_FRAME_LENGTH - 1 downto 0 )|Current frame/control word type|
|SEQ_NUM_DCCHECK|out|std_logic_vector ( 7 downto 0 )|SEQ_NUM value|
|CRC_ERR_DCCHECK|out|std_logic|CRC error flag|
|FRAME_ERR_DCCHECK|out|std_logic|Frame error flag for the current frame|
|MULTIPLIER_DCCHECK|out|std_logic_vector ( C_MULT_SIZE - 1 downto 0 )|Multiplier value of the current FCT word|
|VC_DCCHECK|out|std_logic_vector ( C_CHANNEL_SIZE - 1 downto 0 )|Virtual Channel of the current FCT word|
|RXERR_DCCHECK|out|std_logic|RXERR flag for the current frame|
|RXERR_ALL_DCCHECK|out|std_logic|RXERR flag during broadcast and data frame status|
|CRC_LONG_ERR_DCCHECK|out|std_logic|CRC 16-bit error flag|
|CRC_SHORT_ERR_DCCHECK|out|std_logic|CRC 8-bit error flag|
[Back to Design Hierarchy Report](../design_hierarchy.md#vhdl-entities)