[Back to Design Hierarchy Report](../design_hierarchy.md#vhdl-entities)

<br>

# Entity - skip_insertion

## Summary

| Name | Location | Description |
| --- | --- | --- |
|skip_insertion|<linty-anchor href="//src/module_phy_plus_lane/skip_insertion.vhd#33">skip_insertion.vhd#33</linty-anchor>||
## Instantiations

Count: 1

| Name | Location | Description | Details |
| --- | --- | --- | :---: |
| inst_skip_insertion | <linty-anchor href="/src/module_phy_plus_lane/phy_plus_lane.vhd#815">phy_plus_lane.vhd#815</linty-anchor> |  | [<img title="View Instantiation Details" src="/spacefibrelight/_static/images/icon_details.png" style="max-height: 25px; width: auto;" alt="View Instantiation Details">](module_35/instantiation_1.md) |


## Generics

Count: 0

## Ports

Count: 9

| Name | Mode | Type | Description |
| --- | --- | --- | --- |
|<linty-anchor href="//src/module_phy_plus_lane/skip_insertion.vhd#35">RST_N</linty-anchor>|in|std_logic|global reset|
|<linty-anchor href="//src/module_phy_plus_lane/skip_insertion.vhd#36">CLK</linty-anchor>|in|std_logic|Clock generated by GTY IP|
|<linty-anchor href="//src/module_phy_plus_lane/skip_insertion.vhd#39">NEW_DATA_FROM_LCWI</linty-anchor>|in|std_logic|New data Flag|
|<linty-anchor href="//src/module_phy_plus_lane/skip_insertion.vhd#40">DATA_TX_FROM_LCWI</linty-anchor>|in|std_logic_vector ( 31 downto 00 )|Data 64-bit receive from DATA_LINK layer|
|<linty-anchor href="//src/module_phy_plus_lane/skip_insertion.vhd#41">VALID_K_CHARAC_FROM_LCWI</linty-anchor>|in|std_logic_vector ( 03 downto 00 )|Flags indicates which byte is a K character from DATA-LINK layer|
|<linty-anchor href="//src/module_phy_plus_lane/skip_insertion.vhd#42">WAIT_SEND_DATA</linty-anchor>|out|std_logic|Flag to indicates that the lane_ctrl_word_insert send a SKIP control word|
|<linty-anchor href="//src/module_phy_plus_lane/skip_insertion.vhd#45">DATA_TX_TO_IP</linty-anchor>|out|std_logic_vector ( 31 downto 00 )|Data 64-bit send to manufacturer IP|
|<linty-anchor href="//src/module_phy_plus_lane/skip_insertion.vhd#46">VALID_K_CHARAC_TO_IP</linty-anchor>|out|std_logic_vector ( 03 downto 00 )|Flags indicates which byte is a K character|
|<linty-anchor href="//src/module_phy_plus_lane/skip_insertion.vhd#49">ENABLE_TRANSM_DATA</linty-anchor>|in|std_logic|Flag to enable to send data|


<br>

[Back to Design Hierarchy Report](../design_hierarchy.md#vhdl-entities)