[Back to Design Hierarchy Report](../design_hierarchy.md#vhdl-entities)

<br>

# Entity - lane_ctrl_word_detect

## Summary

| Name | Location | Description |
| --- | --- | --- |
|lane_ctrl_word_detect|<linty-anchor href="//src/module_phy_plus_lane/lane_ctrl_word_detect.vhd#33">lane_ctrl_word_detect.vhd#33</linty-anchor>||
## Instantiations

Count: 1

| Name | Location | Description | Details |
| --- | --- | --- | :---: |
| inst_lane_ctrl_word_detect | <linty-anchor href="/src/module_phy_plus_lane/phy_plus_lane.vhd#886">phy_plus_lane.vhd#886</linty-anchor> |  | [<img title="View Instantiation Details" src="/spacefibrelight/_static/images/icon_details.png" style="max-height: 25px; width: auto;" alt="View Instantiation Details">](module_25/instantiation_1.md) |


## Generics

Count: 0

## Ports

Count: 23

| Name | Mode | Type | Description |
| --- | --- | --- | --- |
|<linty-anchor href="//src/module_phy_plus_lane/lane_ctrl_word_detect.vhd#35">RST_N</linty-anchor>|in|std_logic|global reset|
|<linty-anchor href="//src/module_phy_plus_lane/lane_ctrl_word_detect.vhd#36">CLK</linty-anchor>|in|std_logic|Clock generated by GTY IP|
|<linty-anchor href="//src/module_phy_plus_lane/lane_ctrl_word_detect.vhd#39">NO_SIGNAL</linty-anchor>|out|std_logic|Flag no signal are received|
|<linty-anchor href="//src/module_phy_plus_lane/lane_ctrl_word_detect.vhd#40">RX_NEW_WORD</linty-anchor>|out|std_logic|Flag new word has been received|
|<linty-anchor href="//src/module_phy_plus_lane/lane_ctrl_word_detect.vhd#41">DETECTED_INIT1</linty-anchor>|out|std_logic|Flag INIT1 control word rxed|
|<linty-anchor href="//src/module_phy_plus_lane/lane_ctrl_word_detect.vhd#42">DETECTED_INIT2</linty-anchor>|out|std_logic|Flag INIT2 control word rxed|
|<linty-anchor href="//src/module_phy_plus_lane/lane_ctrl_word_detect.vhd#43">DETECTED_INIT3</linty-anchor>|out|std_logic|Flag INIT3 control word rxed|
|<linty-anchor href="//src/module_phy_plus_lane/lane_ctrl_word_detect.vhd#44">DETECTED_INV_INIT1</linty-anchor>|out|std_logic|Flag INV_INIT1 control word rxed|
|<linty-anchor href="//src/module_phy_plus_lane/lane_ctrl_word_detect.vhd#45">DETECTED_INV_INIT2</linty-anchor>|out|std_logic|Flag INV_INIT2 control word rxed|
|<linty-anchor href="//src/module_phy_plus_lane/lane_ctrl_word_detect.vhd#46">DETECTED_RXERR_WORD</linty-anchor>|out|std_logic|Flag RXERR detected|
|<linty-anchor href="//src/module_phy_plus_lane/lane_ctrl_word_detect.vhd#47">DETECTED_LOSS_SIGNAL</linty-anchor>|out|std_logic|Flag LOSS_SIGNAL detected|
|<linty-anchor href="//src/module_phy_plus_lane/lane_ctrl_word_detect.vhd#48">DETECTED_STANDBY</linty-anchor>|out|std_logic|Flag STANDBY detected|
|<linty-anchor href="//src/module_phy_plus_lane/lane_ctrl_word_detect.vhd#49">COMMA_K287_RXED</linty-anchor>|out|std_logic|Flag Comma K28.7 has been received|
|<linty-anchor href="//src/module_phy_plus_lane/lane_ctrl_word_detect.vhd#50">CAPABILITY</linty-anchor>|out|std_logic_vector ( 07 downto 00 )|Capability from INIT3 control word (31 downto 24)|
|<linty-anchor href="//src/module_phy_plus_lane/lane_ctrl_word_detect.vhd#51">SEND_RXERR</linty-anchor>|in|std_logic|Flag send RXERR control word to Data-Link layer when FSM leave ACTIVE_ST|
|<linty-anchor href="//src/module_phy_plus_lane/lane_ctrl_word_detect.vhd#52">NO_SIGNAL_DETECTION_ENABLED</linty-anchor>|in|std_logic|Flag to enable the no signal function|
|<linty-anchor href="//src/module_phy_plus_lane/lane_ctrl_word_detect.vhd#53">ENABLE_TRANSM_DATA</linty-anchor>|in|std_logic|Flag to enable the transmision of data|
|<linty-anchor href="//src/module_phy_plus_lane/lane_ctrl_word_detect.vhd#56">DATA_RX_FROM_RSF</linty-anchor>|in|std_logic_vector ( 31 downto 00 )|32-bit data from rx_sync_fsm|
|<linty-anchor href="//src/module_phy_plus_lane/lane_ctrl_word_detect.vhd#57">VALID_K_CARAC_FROM_RSF</linty-anchor>|in|std_logic_vector ( 03 downto 00 )|4-bit valid K character flags from rx_sync_fsm|
|<linty-anchor href="//src/module_phy_plus_lane/lane_ctrl_word_detect.vhd#58">DATA_RDY_FROM_RSF</linty-anchor>|in|std_logic|Data valid flag from rx_sync_fsm|
|<linty-anchor href="//src/module_phy_plus_lane/lane_ctrl_word_detect.vhd#61">DATA_RX_TO_DL</linty-anchor>|out|std_logic_vector ( 31 downto 00 )|32-bit data to Data-link layer|
|<linty-anchor href="//src/module_phy_plus_lane/lane_ctrl_word_detect.vhd#62">VALID_K_CARAC_TO_DL</linty-anchor>|out|std_logic_vector ( 03 downto 00 )|4-bit valid K character flags to Data-link layer|
|<linty-anchor href="//src/module_phy_plus_lane/lane_ctrl_word_detect.vhd#63">DATA_RDY_TO_DL</linty-anchor>|out|std_logic|Data valid flag to Data-link layer|


<br>

[Back to Design Hierarchy Report](../design_hierarchy.md#vhdl-entities)