[Back to Design Hierarchy Report](../design_hierarchy.md#vhdl-entities)
# Entity - data_word_id_fsm
## Summary
| Name | Location | Description |
| --- | --- | --- |
|data_word_id_fsm|data_word_id_fsm.vhd#32||
## Instantiations
Count: 1
| Name | Location | Description | Details |
| --- | --- | --- | :---: |
| inst_data_word_id_fsm | data_link.vhd#951 | | [
](module_23/instantiation_1.md) |
## Generics
Count: 0
## Ports
Count: 26
| Name | Mode | Type | Description |
| --- | --- | --- | --- |
|CLK|in|std_logic|Global clock|
|LINK_RESET_DLRE|in|std_logic|Link Reset command|
|FIFO_RX_DATA_VALID_PPL|in|std_logic|Flag DATA_VALID of the FIFO RX from Lane layer|
|FIFO_RX_RD_EN_DL|out|std_logic|Flag to read data in FIFO RX|
|DATA_RX_PPL|in|std_logic_vector ( C_DATA_LENGTH - 1 downto 0 )|Data parallel from Lane Layer|
|VALID_K_CHARAC_PPL|in|std_logic_vector ( C_BYTE_BY_WORD_LENGTH - 1 downto 0 )|K character valid in the 32-bit DATA_RX_PPL vector|
|TYPE_FRAME_DWI|out|std_logic_vector ( C_TYPE_FRAME_LENGTH - 1 downto 0 )|Current frame/control word type|
|NEW_WORD_DWI|out|std_logic|New word flag associated to DATA_DWI|
|END_FRAME_DWI|out|std_logic|End frame/control word flag|
|DATA_DWI|out|std_logic_vector ( C_DATA_LENGTH - 1 downto 0 )|Data parallel to data_crc_check|
|VALID_K_CHARAC_DWI|out|std_logic_vector ( C_BYTE_BY_WORD_LENGTH - 1 downto 0 )|K character valid in the 32-bit DATA_DWI vector|
|SEQ_NUM_DWI|out|std_logic_vector ( 7 downto 0 )|SEQ_NUM of the current control word|
|CRC_16B_DWI|out|std_logic_vector ( 15 downto 0 )|16-bit CRC (data frame) of the current control word|
|CRC_8B_DWI|out|std_logic_vector ( 7 downto 0 )|8-bit CRC of the current control word|
|MULTIPLIER_DWI|out|std_logic_vector ( C_MULT_SIZE - 1 downto 0 )|Multiplier value of the current FCT word|
|VC_DWI|out|std_logic_vector ( C_CHANNEL_SIZE - 1 downto 0 )|Virtual Channel of the current FCT word|
|RXNOTHING_ACTIVE_DWI|out|std_logic|RXNOTHING state of the data_word_id_fsm flag|
|RXERR_DWI|out|std_logic|RXERR flag detection|
|RXERR_ALL_DWI|out|std_logic|RXERR flag detection during broadcast and data frame status|
|CRC_ERR_DCCHECK|in|std_logic|CRC error flag from data_crc_check|
|SEQ_ERR_DSCHECK|in|std_logic|SEQ_NUM error flag from data_seq_check|
|FRAME_ERR_DWI|out|std_logic|Frame error flag|
|DATA_COUNTER_RX_DWI|out|std_logic_vector ( 6 downto 0 )|Data counter RX|
|RETRY_COUNTER_RX_DWI|out|std_logic_vector ( 1 downto 0 )|RETRY counter RX|
|DATA_PULSE_RX_DWI|out|std_logic|New data received flag|
|RETRY_PULSE_RX_DWI|out|std_logic|New RETRY received flag|
[Back to Design Hierarchy Report](../design_hierarchy.md#vhdl-entities)