[Back to Design Hierarchy Report](../design_hierarchy.md#vhdl-entities)
# Entity - data_seq_check
## Summary
| Name | Location | Description |
| --- | --- | --- |
|data_seq_check|data_seq_check.vhd#32||
## Instantiations
Count: 1
| Name | Location | Description | Details |
| --- | --- | --- | :---: |
| inst_data_seq_check | data_link.vhd#862 | | [
](module_21/instantiation_1.md) |
## Generics
Count: 0
## Ports
Count: 52
| Name | Mode | Type | Description |
| --- | --- | --- | --- |
|CLK|in|std_logic|Global clock|
|LINK_RESET_DLRE|in|std_logic|Link Reset command|
|DATA_DCCHECK|in|std_logic_vector ( C_DATA_LENGTH - 1 downto 0 )|Data parallel from data_crc_check|
|VALID_K_CHARAC_DCCHECK|in|std_logic_vector ( C_BYTE_BY_WORD_LENGTH - 1 downto 0 )|K character valid in the 32-bit DATA_DCCHECK vector|
|NEW_WORD_DCCHECK|in|std_logic|New word Flag associated with DATA_DCCHECK vector|
|END_FRAME_DCCHECK|in|std_logic|End frame/control word from data_crc_check|
|TYPE_FRAME_DCCHECK|in|std_logic_vector ( C_TYPE_FRAME_LENGTH - 1 downto 0 )|Current frame/control word type from data_crc_check|
|SEQ_NUM_DCCHECK|in|std_logic_vector ( 7 downto 0 )|SEQ_NUM from data_crc_check|
|CRC_ERR_DCCHECK|in|std_logic|CRC error flag from data_crc_check|
|FRAME_ERR_DCCHECK|in|std_logic|Frame error flag from data_crc_check|
|MULTIPLIER_DCCHECK|in|std_logic_vector ( C_MULT_SIZE - 1 downto 0 )|Multiplier value of the current FCT word|
|VC_DCCHECK|in|std_logic_vector ( C_CHANNEL_SIZE - 1 downto 0 )|Virtual Channel of the current FCT word|
|RXERR_DCCHECK|in|std_logic|RXERR flag detection|
|RXERR_ALL_DCCHECK|in|std_logic|RXERR flag detection during broadcast and data frame status|
|NEAR_END_RPF_DERRM|in|std_logic|Near-End received polarity flag|
|SEQ_NUM_ACK_DSCHECK|out|std_logic_vector ( 6 downto 0 )|SEQ_NUM ACK value|
|END_FRAME_DSCHECK|out|std_logic|End flag of the current frame/control word|
|TYPE_FRAME_DSCHECK|out|std_logic_vector ( C_TYPE_FRAME_LENGTH - 1 downto 0 )|Current frame/control word type|
|TRANS_POL_FLG_DERRM|in|std_logic|Transmission polarity flag|
|CRC_ERR_DSCHECK|out|std_logic|CRC error flag for the current frame/control word|
|FRAME_ERR_DSCHECK|out|std_logic|Frame error flag for the current frame/control word|
|SEQ_NUM_ERR_DSCHECK|out|std_logic|SEQ_NUM error for the current frame/control word|
|RXERR_DSCHECK|out|std_logic|RXERR flag for the current frame/control word|
|DATA_DSCHECK|out|std_logic_vector ( C_DATA_LENGTH - 1 downto 0 )|Data parallel to data_mid_buffer (data frame)|
|VALID_K_CHARAC_DSCHECK|out|std_logic_vector ( C_BYTE_BY_WORD_LENGTH - 1 downto 0 )|K character valid in the 32-bit DATA_DSCHECK vector|
|NEW_WORD_DSCHECK|out|std_logic|New word flag associated with DATA_DSCHECK vector|
|END_FRAME_FIFO_DSCHECK|out|std_logic|End data frame flag|
|FRAME_ERR_DATA_DSCHECK|out|std_logic|Frame error flag for the current data frame|
|SEQ_NUM_ERR_DATA_DSCHECK|out|std_logic|SEQ_NUM error for the current data frame|
|CRC_ERR_DATA_DSCHECK|out|std_logic|CRC error flag for the current data frame|
|RXERR_DATA_DSCHECK|out|std_logic|RXERR flag for the current data frame|
|DATA_BC_DSCHECK|out|std_logic_vector ( C_DATA_LENGTH - 1 downto 0 )|Data parallel to data_mid_buffer_bc (broadcast frame)|
|VALID_K_CHARAC_BC_DSCHECK|out|std_logic_vector ( C_BYTE_BY_WORD_LENGTH - 1 downto 0 )|K character valid in the 32-bit DATA_BC_DSCHECK vector|
|NEW_WORD_BC_DSCHECK|out|std_logic|New word flag associated with DATA_BC_DSCHECK vector|
|END_FRAME_FIFO_BC_DSCHECK|out|std_logic|End broadcast frame flag|
|FRAME_ERR_BC_DSCHECK|out|std_logic|Frame error flag for the current broadcast frame|
|SEQ_NUM_ERR_BC_DSCHECK|out|std_logic|SEQ_NUM error for the current broadcast frame|
|CRC_ERR_BC_DSCHECK|out|std_logic|CRC error flag for the current broadcast frame|
|RXERR_BC_DSCHECK|out|std_logic|RXERR flag for the current broadcast frame|
|FCT_FAR_END_DSCHECK|out|std_logic_vector ( C_VC_NUM - 1 downto 0 )|FCT received flag for each virtual channel|
|M_VAL_DSCHECK|out|std_logic_vector ( C_M_SIZE - 1 downto 0 )|M value associated with FCT_FAR_END_DSCHECK|
|SEQ_NUM_DSCHECK|out|std_logic_vector ( 7 downto 0 )|last SEQ_NUM|
|NACK_SEQ_NUM_DSCHECK|out|std_logic_vector ( 7 downto 0 )|last NACK SEQ_NUM|
|ACK_SEQ_NUM_DSCHECK|out|std_logic_vector ( 7 downto 0 )|last ACK SEQ_NUM|
|ACK_COUNTER_RX_DSCHECK|out|std_logic_vector ( 2 downto 0 )|ACK counter RX|
|NACK_COUNTER_RX_DSCHECK|out|std_logic_vector ( 2 downto 0 )|NACK counter RX|
|FCT_COUNTER_RX_DSCHECK|out|std_logic_vector ( 3 downto 0 )|FCT counter RX|
|FULL_COUNTER_RX_DSCHECK|out|std_logic_vector ( 1 downto 0 )|FULL counter RX|
|ACK_PULSE_RX_DSCHECK|out|std_logic|New ACK received flag|
|NACK_PULSE_RX_DSCHECK|out|std_logic|New NACK received flag|
|FCT_PULSE_RX_DSCHECK|out|std_logic|New FCT received flag|
|FULL_PULSE_RX_DSCHECK|out|std_logic|New FULL received flag|
[Back to Design Hierarchy Report](../design_hierarchy.md#vhdl-entities)